

WM2636 12-bit Serial Input Voltage Output DAC with Internal Reference

The WM2636 is a 12-bit voltage output, resistor string digital-to-

analogue converter that can be powered down under software

An internal precision voltage reference is provided which can

source up to 1mA. This can therefore be used as an external

The device has been designed to interface efficiently to industry

standard microprocessors and DSPs, including the TMS320

family. The WM2636 is programmed with a 16-bit serial word

Excellent performance is delivered with a typical DNL of 0.5 LSBs. The settling time of the DAC is programmable to allow

the designer to optimize speed versus power dissipation. The

The device is available in an 8-pin SOIC package. Commercial

temperature (0° to 70°C) and Industrial temperature (-40° to

output stage is buffered by a x2 gain near rail-to-rail amplifier.

control. Power down reduces current consumption to 10nA.

DESCRIPTION

system reference.

Production Data, July 1999, Rev 1.0

FEATURES

- 12-bit voltage output DAC
- Single supply from 2.7V to 5.5V
- DNL ±0.5 LSBs, INL ±2.0 LSBs
- Very low power consumption (3V supply):
 - 4.2mW, slow mode
 - 8.1mW, fast mode
- TMS320, (Q)SPI[™], and Microwire[™] compatible serial interface
- Programmable settling time of 3.5µs or 1µs typical
- High impedance reference input buffer
- Power down mode 10nA


APPLICATIONS

- Battery powered test instruments
- Digital offset and gain adjustment
- Battery operated/remote industrial controls
- Machine and motion control devices
- Wireless telephone and communication systems
- Speech synthesis
- Arbitrary waveform generation

ORDERING INFORMATION

DEVICE	TEMP. RANGE	PACKAGE
WM2636CD	0° to 70°C	8-pin SOIC
WM2636ID	-40° to 85°C	8-pin SOIC


BLOCK DIAGRAM



TYPICAL PERFORMANCE

comprising 4 control bits and 12 data bits.


85°C) variants are supported.



WOLFSON MICROELECTRONICS LTD Lutton Court, Bernard Terrace, Edinburgh, EH8 9NX, UK

Lutton Court, Bernard Terrace, Edinburgh, EH8 9NX, UK Tel: +44 (0) 131 667 9386 Fax: +44 (0) 131 667 5176 Email: sales@wolfson.co.uk http://www.wolfson.co.uk Production Data contain final specifications current on publication date. Supply of products conforms to Wolfson Microelectronics' Terms and Conditions.

PIN CONFIGURATION



PIN DESCRIPTION

PIN NO	NAME	TYPE	DESCRIPTION
1	DIN	Digital input	Serial data input.
2	SCLK	Digital input	Serial clock input.
3	NCS	Digital input	Chip select. This pin is active low.
4	FS	Digital input	Frame synchronisation for serial input data.
5	AGND	Supply	Analogue ground.
6	REF	Analogue I/O	Analogue reference voltage input/output.
7	OUT	Analogue output	DAC analogue output
8	VDD	Supply	Positive power supply.

ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified



ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device.

CONDITION		MIN	МАХ
Supply voltage, VDD to AGND			7V
Digital input voltage		-0.3V	VDD + 0.3V
Reference input voltage		-0.3V	VDD + 0.3V
Operating temperature range, T _A	WM2636CD WM2636ID	0°C -40°C	70°C 85°C
Storage temperature	J	-65°C	150°C
Lead temperature 1.6mm (1/16 inch) so	oldering for 10 seconds		260°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply voltage	VDD		2.7		5.5	V
High-level digital input voltage	V _{IH}	VDD = 2.7V to 5.5V	2			V
Low-level digital input voltage	VIL	VDD = 2.7V to 5.5V			0.8	V
Reference voltage to REF	V _{REF}	See Note			VDD - 1.5	V
Load resistance	RL		2	10		kΩ
Load capacitance	CL				100	pF
Serial clock rate	F _{SCLK}				20	MHz
Operating free-air temperature	T _A	WM2636CD	0		70	°C
		WM2636ID	-40		85	°C

Note: Reference voltages greater than VDD/2 will cause saturation for large DAC codes.

ELECTRICAL CHARACTERISTICS

Test Conditions:

 R_L = 10k Ω , C_L = 100pF. VDD = 5V ± 10%, V_{REF} = 2.048V and VDD = 3V ± 10%, V_{REF} = 1.024V over recommended operating free-air temperature range (unless noted otherwise).

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Static DAC Specifications	I			1	1	
Resolution			12			bits
Integral non-linearity	INL	See Note 1		±2.0	±4.0	LSB
Differential non-linearity	DNL	See Note 2		±0.5	±1.0	LSB
Zero code error	ZCE	See Note 3			±20	mV
Gain error	GE	See Note 4			±0.6	% FSR
D.c. power supply rejection ratio	DC PSRR	See Note 5		0.5		mV/V
Zero code error temperature coefficient		See Note 6		10		ppm/°C
Gain error temperature coefficient		See Note 6		10		ppm/°C
DAC Output Specifications						
Output voltage range			0		VDD - 0.1	V
Output load regulation		2kΩ to 10kΩ load See Note 7		±0.1	±0.25	%
Power Supplies						
Active supply current	I _{DD}	No load, $V_{IH} = VDD$, $V_{IL} = 0V$				
		VDD = 5V, $V_{REF} = 2.048V$ Slow		1.6	1.9	mA
		VDD = 5V, V _{REF} = 2.048V Fast		2.9	3.4	mA
		VDD = 3V, V _{REF} = 1.024V Slow		1.4		mA
		VDD = 3V, V _{REF} = 1.024V Fast See Note 8		2.7		mA
Power down supply current		No load, all digital inputs 0V or VDD See Note 9		0.01	10	μΑ
Dynamic DAC Specifications					- H	
Slew rate		DAC code 128 to 4095, 10%-90% See Note 10				
		Slow Fast		2 14		V/μs V/μs
Settling time		DAC code 128 to 4095 See Note 11				
		Slow Fast		3.5 1.0		μs
Glitch energy		Code 2047 to 2048		1.0		μs nV-s
Signal to noise ratio	SNR	fs = 400ksps, f _{OUT} = 1kHz, BW = 20kHz	71	75	_	dB
Signal to noise and distortion ratio	SNRD	See Note 12 $fs = 400ksps, f_{OUT} = 1kHz,$ PW = 20kHz See Note 12	59	66		dB
Total harmonic distortion	THD	BW = 20kHz See Note 12 fs = 400ksps, f _{OUT} = 1kHz, BW = 20kHz See Note 12		-67	-59	dB
Spurious free dynamic range	SPFDR	$fs = 400$ ksps, $f_{OUT} = 1$ kHz, BW = 20kHz See Note 12	59	69		dB

WM2636

Test Conditions:

 R_L = 10k Ω , C_L = 100pF. VDD = 5V ± 10%, V_{REF} = 2.048V and VDD = 3V ± 10%, V_{REF} = 1.024V over recommended operating free-air temperature range (unless noted otherwise).

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Reference Configured as Input	I			L	1	1
Reference input resistance	R _{REFIN}			10		MΩ
Reference input capacitance	C _{REFIN}			55		pF
Reference feedthrough		V _{REF} = 1V _{PP} at 1kHz + 1.024V dc, DAC code 0		-65		dB
Reference input bandwidth		V _{REF} = 0.2V _{PP} + 1.024V dc DAC code 2048 Slow		1.0		MHz
Reference configured as output		Fast		1.0		MHz
Low reference voltage	V _{REFOUTL}		1.003	1.024	1.045	V
High reference voltage	V _{REFOUTH}	VDD > 4.75V	2.027	2.048	2.069	V
Output source current	IREFSRC				1	mA
Output sink current	IREFSNK		-1			mA
Load Capacitance					100	pF
PSRR				-48		dB
Digital Inputs				L	1	1
High level input current	I _{IH}	Input voltage = VDD			1	μΑ
Low level input current	IIL	Input voltage = 0V			-1	μΑ
Input capacitance	Cı			8		pF

Notes:

1. Integral non-linearity (INL) is the maximum deviation of the output from the line between zero and full scale (excluding the effects of zero code and full scale errors).

- 2. **Differential non-linearity** (DNL) is the difference between the measured and ideal 1LSB amplitude change of any adjacent two codes. A guarantee of monotonicity means the output voltage changes in the same direction (or remains constant) as a change in digital input code.
- 3. Zero code error is the voltage output when the DAC input code is zero.
- 4. Gain error is the deviation from the ideal full scale output excluding the effects of zero code error.
- 5. **Power supply rejection ratio** is measured by varying VDD from 4.5V to 5.5V and measuring the proportion of this signal imposed on the zero code error and the gain error.
- 6. Zero code error and Gain error temperature coefficients are normalised to full scale voltage.
- 7. **Output load regulation** is the difference between the output voltage at full scale with a $10k\Omega$ load and $2k\Omega$ load. It is expressed as a percentage of the full scale output voltage with a $10k\Omega$ load.
- 8. I_{DD} is measured while continuously writing code 2048 to the DAC. For $V_{IH} < VDD 0.7V$ and $V_{IL} > 0.7V$ supply current will increase.
- 9. Typical supply current in power down mode is 10nA. Production test limits are wider for speed of test.
- 10. Slew rate results are for the lower value of the rising and falling edge slew rates
- 11. Settling time is the time taken for the signal to settle to within 0.5LSB of the final measured value for both rising and falling edges. Limits are ensured by design and characterisation, but are not production tested.
- 12. SNR, SNRD, THD and SPFDR are measured on a synthesised sinewave at frequency four generated with a sampling frequency fs.

SERIAL INTERFACE





Figure 1 Timing Diagram

Test Conditions:


 R_L = 10k Ω , C_L = 100pF. VDD = 5V ± 10%, V_{REF} = 2.048V and VDD = 3V ± 10%, V_{REF} = 1.024V over recommended operating free-air temperature range (unless noted otherwise).

SYMBOL	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
t _{SUCSFS}	Setup time NCS low before negative FS edge.	10			ns
tsufs	Setup time FS low before first negative SCLK edge.	8			ns
t _{SUC16FS}	Setup time, sixteenth negative edge after FS low on which D0 is sampled before rising edge of FS.	10			ns
tsuc16cs	Setup time, sixteenth positive SCLK edge (first positive after D0 sampled) before NCS rising edge. If FS is used instead of the sixteenth positive edge to update the DAC, then the setup time is between the FS rising edge and the NCS rising edge.	10			ns
t _{WH}	Pulse duration, SCLK high.	25			ns
t _{WL}	Pulse duration, SCLK low.	25			ns
t _{SUD}	Setup time, data ready before SCLK falling edge.	8			ns
t _{HD}	Hold time, data held valid after SCLK falling edge.	5			ns
twhfs	Pulse duration, FS high.	20			ns

TYPICAL PERFORMANCE GRAPHS










Figure 3 Sink Current VDD = 3V




Figure 5 Source Current VDD = 3V

Figure 4 Sink Current VDD = 5V




Figure 6 Source Current VDD = 5V

DEVICE DESCRIPTION

GENERAL FUNCTION

The device uses a resistor string network buffered with an op amp to convert 12-bit digital data to analogue voltage levels (see Block Diagram). The output voltage is determined by the reference input voltage and the input code according to the following relationship:

	INPUT		OUTPUT
1111	1111	1111	2(V _{REF}) 4095 4096
			:
1000	0000	0001	$2(V_{REF})\frac{2049}{4096}$
1000	0000	0000	$2\left(V_{REF}\right)\frac{2048}{4096} = V_{REF}$
0111	1111	1111	2(V _{REF}) 2047 4096
			:
0000	0000	0001	$2(V_{REF})\frac{1}{4096}$
0000	0000	0000	0V

Output voltage =	()	CODE
Output voltage =	2(VREF)	
	```	4096

 Table 1 Binary Code Table (0V to 2VREF Output), Gain = 2

#### POWER ON RESET

An internal power-on-reset circuit resets the DAC register to all 0s on power-up.

#### **BUFFER AMPLIFIER**

The output buffer has a near rail-to-rail output with short circuit protection and can reliably drive a  $2k\Omega$  load with a 100pF load capacitance.

### SERIAL INTERFACE

Explanation of data transfer:

First, the device has to be enabled with NCS set to low. Then, a falling edge of FS starts shifting the data bit-per-bit (starting with the MSB) to the internal register on the falling edges of SCLK. After 16 bits have been transferred or FS rises, the content of the shift register is moved to the DAC latch which updates the voltage output to the new level.

The serial interface of the device can be used in two basic modes:

- four wire (with chip select)
- three wire (without chip select)

Using chip select (four wire mode), it is possible to have more than one device connected to the serial port of the data source (DSP or microcontroller). If there is no need to have more than one device on the serial bus, then NCS can be tied low.

### SERIAL CLOCK AND UPDATE RATE

Figure 1 shows the device timing. The maximum serial rate is:

 $f_{SCLK}max = \frac{1}{t_{WCH min} + t_{WCL min}} = 20MHz$ 

The digital update rate is limited to an 800ns period, or 1.25MHz frequency. However, the DAC settling time to 12 bits limits the update rate for large input step transitions.

#### SOFTWARE CONFIGURATION OPTIONS

The 16 bits of data can be transferred with the sequence shown in Table 2. D11-D0 contains the 12-bit data word. D15-D12 hold the programmable options.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R1	SPD	PWR	R0			Ne	w DAC	c or co	ntrol re	gister	value	(12 bi	ts)		

Table 2 Serial Word Format

#### **PROGRAMMABLE SETTLING TIME**

Settling time is a software selectable  $3.5\mu s$  or  $1\mu s$ , typical to within  $\pm 0.5LSB$  of final value. This is controlled by the value of D14. A ONE defines a settling time of  $1\mu s$ , a ZERO defines a settling time of  $3.5\mu s$ .

#### **PROGRAMMABLE POWER DOWN**

The power down function is controlled by D13. A ZERO configures the device as active, or fully powered up, a ONE configures the device into power down mode. When the power down function is released the device reverts to the DAC code set prior to power down.

#### **REGISTER ADDRESSING**

A separate internal control register is available. This is accessed from the register access bits R1 (Bit D15) and R0 (Bit D12).

R1	R0	REGISTER
(BIT D15)	(BIT D12)	
0	0	Write data to DAC
0	1	Reserved
1	0	Reserved
1	1	Write data to control register

#### Table 3 Register Access Control

The contents of the control register, shown below in Table 4, are used to program the internal reference function.

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
х	х	Х	х	х	х	х	х	х	Х	REF1	REF0

 Table 4 Control Register Contents

#### **PROGRAMMABLE INTERNAL REFERENCE**

The reference can be sourced internally or externally under software control. If an external reference voltage is applied to the REF pin, the device must be configured to accept this.

If an external reference is selected, the reference voltage input is buffered which makes the DAC input resistance independent of code. The REF pin has an input resistance of 10M $\Omega$  and an input capacitance of typically 55pF. The reference voltage determines the DAC full-scale output.

If an internal reference is selected, a voltage of 1.024V or 2.048 is available. The internal reference can source up to 1mA and can therefore be used as an external system reference.

REF1	REF0)	REGISTER
0	0	External
0	1	1.024V
1	0	2.048V
1	1	External


Table 5 Programmable Internal Reference

### Examples:

1. Set internal reference voltage to 2.048V

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	х	0	1	х	х	х	х	х	х	х	х	х	х	1	0
2. Write new DAC value and update DAC output															
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	х	0	0	New DAC value											

## PACKAGE DIMENSIONS



Symbols		nsions m)	Dimensions (Inches)				
	MIN	MAX	MIN	MAX			
Α	1.35	1.75	0.0532	0.0688			
<b>A</b> ₁	0.10	0.25	0.0040	0.0098			
В	0.33	0.51	0.0130	0.0200			
С	0.19	0.25	0.0075	0.0098			
D	4.80	5.00	0.1890	0.1968			
е	1.27	BSC	0.050 BSC				
E	3.80	4.00	0.1497	0.1574			
h	0.25	0.50	0.0099	0.0196			
Н	5.80	6.20	0.2284	0.2440			
L	0.40	1.27	0.0160	0.0500			
α	0°	8°	0°	8°			
	-		-	-			
REF:	JEDEC.95, MS-012						

NOTES:

NOTES: A. ALL LINEAR DIMENSIONS ARE IN MILLIMETERS (INCHES). B. THIS DRAWING IS SUBJECT TO CHANGE WITHOUT NOTICE. C. BODY DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSION, NOT TO EXCEED 0.25MM (0.010IN). D. MEETS JEDEC.95 MS-012, VARIATION = AA. REFER TO THIS SPECIFICATION FOR FURTHER DETAILS.